Docket No.: S1022.81104US00

AMENDMENTS TO THE CLAIMS

Applicant submits below a complete listing of the current claims, including marked-up claims with insertions indicated by underlining and deletions indicated by strikeouts and/or double bracketing. This listing of claims replaces all prior versions, and listings, of claims in the application:

1. (Currently amended) A sense amplifier for nonvolatile memory cells comprising: a reference cell, a first load for connection between a supply terminal and an input terminal of an output comparator, said first load being connected to said reference cell, and a second load, connectable to a nonvolatile memory cell, said first load and said second load each having a controllable resistance, and a control circuit controlling said first load and said second load and feeding said first load and said second load with a control voltage independent of an operating voltage between a first conduction terminal and a second conduction terminal of said first load.

wherein the first load is controlled to provide a reading current to the reference cell during a reading of the nonvolatile memory cell.

- 2. (Original) The sense amplifier according to claim 1, wherein said control circuit comprises a feedback amplifier, connected to said first load, for controlling a voltage on said first conduction terminal.
- 3. (Original) The sense amplifier according to claim 2, wherein said feedback amplifier has a first input connected to said first conduction terminal of said first load, a second input connected to a voltage generator and supplying a constant reference voltage, and an output, connected to a control terminal of said first load.
- 4. (Original) The sense amplifier according to claim 1, wherein said first conduction terminal and said second conduction terminal of said first load are connected to said reference cell and, respectively, to a supply line, providing a supply voltage.

- 3 -Docket No.: S1022.81104US00 Reply to Office Action of July 24, 2006

(Original) The sense amplifier according to claim 4, wherein said second load has a first conduction terminal, connectable to said memory cell, and a second conduction terminal, connected to said supply line.

- 6. (Original) The sense amplifier according to claim 5, wherein said first load and said second load comprise respective PMOS transistors and in that said respective first conduction terminals are drain terminals and said respective second conduction terminals are source terminals.
- 7. (Original) The sense amplifier according to claim 3, wherein said output of said feedback amplifier is connected to a control terminal of said second load.
- 8. (Original) The sense amplifier according to claim 1, comprising a first voltage limiter connected between said first load and said reference cell, for maintaining a drain terminal of said reference cell at a pre-determined voltage, and a second voltage limiter connectable between said second load and said memory cell for maintaining a drain terminal of said reference cell at said pre- determined voltage.
- 9. (Currently amended) The sense amplifier according to claim 1, wherein said first conduction terminal of said first load is directly connected to said reference cell, and [[said]] a first conduction terminal of said second load is directly connectable to said memory cell.
- (Original) The sense amplifier according to claim 9, comprising a voltage-10. regulator circuit associated to said first load for maintaining said first conduction terminal of said second load at a pre-set voltage.
- (Original) The sense amplifier according to claim 1, comprising a comparator 11. circuit having a first input and a second input connected to said first load and to said second load, respectively, and an output, supplying a signal correlated to a datum stored in said memory cell.

- 12. (Original) A nonvolatile memory comprising a plurality of memory cells and a read/write circuit, selectively connectable to said memory cells; wherein said read/write circuit comprises a plurality of sense amplifiers, according to claim 1.
 - 13. (Currently amended) A sense amplifier <u>for a memory cell</u>, comprising: a reference memory cell;

a first transistor having a first conducting terminal coupled to the reference memory cell and a second conducting terminal for connection to a supply voltage; and

a control circuit coupled to a control input of the first transistor and the first conducting terminal of the first transistor such that the control circuit applies a control voltage to the control input that is substantially independent of a voltage difference between a voltage of the first conducting terminal and the supply voltage;

wherein the first transistor is controlled to provide a reading current to the reference memory cell during a reading of the memory cell.

- 14. (Previously presented) The sense amplifier of claim 13, wherein the control circuit comprises a first feedback amplifier.
- 15. (Previously presented) The sense amplifier of claim 14, wherein a first input of the feedback amplifier is coupled to a reference voltage.
- 16. (Previously presented) The sense amplifier of claim 15, wherein the reference voltage is a bandgap voltage.
- 17. (Previously presented) The sense amplifier of claim 14, wherein a second input of the first feedback amplifier is coupled to the first conducting terminal.
- 18. (Previously presented) The sense amplifier of claim 14, wherein an output of the first feedback amplifier is coupled to the control input of the first transistor.

Docket No.: S1022.81104US00

- 19. (Previously presented) The sense amplifier of claim 13, wherein the first transistor is a PMOS transistor.
- 20. (Currently amended) The sense amplifier of claim 13, further comprising: a comparator coupled to the first transistor and [[a]] the memory cell for providing a voltage representative of data stored in the memory cell.
 - 21. (Currently amended) The sense amplifier of claim 13, further comprising: a second transistor having a first conducting terminal coupled to [[a]] the memory cell.
- 22. (Previously presented) The sense amplifier of claim 21, wherein the second transistor has a second conducting terminal coupled to the supply voltage and a control input coupled to the control circuit.
- 23. (Previously presented) The sense amplifier of claim 21, wherein the control circuit comprises a first feedback amplifier coupled to the first transistor and a second feedback amplifier coupled to the second transistor.
- 24. (Previously presented) The sense amplifier of claim 23, wherein a first input of the second feedback amplifier is coupled to a reference voltage.
- 25. (Previously presented) The sense amplifier of claim 23, wherein a second input of the second feedback amplifier is coupled to the first conducting terminal of the second transistor.
 - 26. (Currently amended) The sense amplifier of claim 23, further comprising: a comparator;

wherein the first feedback amplifier and the second feedback amplifier are coupled to the comparator, which provides a voltage representative of data stored in [[a]] the memory cell.

Docket No.: S1022.81104US00

- 27. (Previously presented) The sense amplifier of claim 21, wherein the control circuit comprises a first feedback amplifier coupled to the first transistor and the second transistor.
 - 28. (Previously presented) The sense amplifier of claim 13, further comprising: a third transistor;

wherein the reference memory cell is coupled to the first conducting terminal of the first transistor through the third transistor.

- 29. (Previously presented) The sense amplifier of claim 28, further comprising: an inverter coupled to a gate and a conducting terminal of the third transistor.
- 30. (Previously presented) The sense amplifier of claim 13, wherein the supply voltage is less than 1.5 volts.
- 31. (Previously presented) The sense amplifier of claim 30, wherein the supply voltage is less than 1.0 volts.
- 32. (Previously presented) The sense amplifier of claim 13, wherein the first transistor acts reference load.